



PATENT

RECEIVED Technology Conter 21

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Mohammed Ali AbdEl-Halim

AbdEl-Wahid

Application No. 10/039,934

Filed: October 26, 2001

For: DESIGN FOR TEST OF ANALOG

MODULE SYSTEMS

Examiner: Not yet assigned

Date: April 23, 2002

Art Unit: 2133

## **CERTIFICATE OF MAILING**

I hereby certify that this paper and the documents referred to as being attached or enclosed herewith are being deposited with the United States Postal Service on April 23, 2002 as First Class Mail in an envelope addressed to: COMMISSIONER FOR PATENTS, WASHINGTON, D.C. 20231.

Attorney for Applicant

COMMISSIONER FOR PATENTS WASHINGTON, DC 20231

## PURSUANT TO 37 C.F.R. § 1.97(b)(3)

Listed on the accompanying form PTO-1449 and enclosed herewith are several English-language documents. Applicant respectfully requests that these documents be listed as references cited on the issued patent.

Applicant filed this Information Disclosure Statement ("IDS") before the mailing date of a first Office action on the merits. As a result, no fee should be required to file this IDS. However, if the Patent Office determines that a fee is required for Applicant to file this Information Disclosure Statement, please charge any such fees, or credit overpayment, to Deposit Account No. 02-4550. A duplicate copy of this Information Disclosure Statement is enclosed.

Respectfully submitted,

KLARQUIST SPARKMAN, LLP

One World Trade Center, Suite 1600 121 S.W. Salmon Street

Portland, Oregon 97204 Telephone: (503) 226-7391

Facsimile: (503) 228-9446

Robert F. Scotti

Registration No. 39,830

INFORMATION DISCLOSURE **STATEMENT** 

Docket: 1011-59137

App: 10/039,934

Applicant: Mohammed Ali AbdEl-Halim AbdEl-

Wahid

Filed: October 26, 2001

Art Unit: 2133

Information Disclosure Statement (1449) Page 1 of 2

## TENT DOCUMENTS

Init.*	N	lumber	Date	Name	Class	Sub	Filed		
	4,503,537 5,481,471 6,005,407 6,202,183		3/1985	McAnney			<b>A</b>		
			1/1996	Naglestad et al.		2	Ma Co		
			12/1999	Arabi et al.		Chn	16 0 J		
			3/2001	Ginetti et al.			MAY O Z		
							<del>(-)</del>		
	L		ОТН	HER DOCUMENTS		. <del></del>			
		Fluence Technology Inc., "BISTMaxx™ Product Catalog," 38 p. (September 2000)							
		Texas Instruments, "IEEE Std 1149.1 (JTAG) Testability Primer," 146 p. (1997)							
		_	. •	sion - PLL BIST," 1 p. (downloaded from					
		http://www	.logicvision.co	om/products/pll.html on April	10, 2001)				
				sign for Testability and Built-					
		Circuits: A	Tutorial," IEE	EE 10 <sup>th</sup> Int'l Conference on V	LSI Design, j	pp. 388-9	2		
		-	Wey, "Mixed-Signal Circuit Testing A Review," Third Int'l Conference on						
		Electronics	, Circuits and	Systems, pp. 1064-67 (1996)					
				ST Design Tool for Mixed-Si	•	•	TESTCON		
		'98: IEEE S	Systems Readi	ness Technology Conference,	97-102 (199	8)			
				gn of Self-Checking Fully Di			Boards,"		
				gn of Self-Checking Fully Di SI Systems, vol. 8, no. 2, pp.			E		

INIEODM	ATION DISCLOSUDE	Docket: 1011-59137	App: 10/039,934				
i	STATEMENT  VARPUICATE  VARPUIC	Applicant: Mohammed Ali AbdEl-Halim AbdEl-Wahid					
В	Y APPLICATO 19 2002	Filed: October 26, 2001	Art Unit: 2133				
	THE THAN CHIEF		ELIN MAL				
	"IEEE Standard for a Mixed-S	ignal Test Bus," IEEE Std. 1149.4	4, 84 pp. (2000)				
	"IEEE Standard Test Access Port and Boundary-Scan Architecture," <i>IEEE Std.</i> 1149.1-1a, 172 pp. (1993)						
	Nicolaidis & Zorian, "Scaling Deeper to Submicron: On-Line Testing to the Rescue,"  IEEE Proceedings of the Design, Automation and Test in Europe Conference and  Exhibition, 1 p. (1999)						
	Milor, "A Tutorial Introduction to Research on Analog and Mixed-Signal Circuit Testing," <i>IEEE Transactions on Circuits and SystemsII: Analog and Digital Signal Processing</i> , vol. 45, no. 10, pp. 1389-1407 (October 1998)						
EXAMINER:		DATE					
	l if considered, whether or not in occeand not considered. Send copy		w line through cite if				